Fabrication and characterisation of strained Si heterojunction bipolar transistors on virtual substrates by Persson S et al.
Fabrication and characterisation of strained Si heterojunction  
bipolar transistors on virtual substrates 
 
S. Persson1*, M. Fjer1, E. Escobedo-Cousin1, G. Malm2, Y.-B. Wang2, P.-E. Hellström2, 
M. Östling2, E.H.C. Parker3  L.J. Nash4 P. Majhi5, S.H. Olsen1 and A.G. O’Neill1 
1Newcastle University,  UK, 2 KTH, Sweden, 3 University of Warwick, UK, 4 AdvanceSis, UK, 5 SEMATECH, USA.  
*Email: stefan.persson@ncl.ac.uk 
 
Abstract 
Strained Si HBTs have been demonstrated for the first time 
with a maximum current gain (β) of 3700 using a relaxed 
Si0.85Ge0.15 virtual substrate, Si0.7Ge0.3 base and strained Si 
emitter. This represents 10x and 27x larger gain compared with 
pseudomorphic SiGe HBTs and Si control BJTs which were 
manufactured in parallel and had current gains of 334 and 135, 
respectively. The strained Si HBTs exhibited satisfactory 
breakdown voltage (2.5 V) compared with SiGe HBTs (2.7 V) 
and Si BJTs (4.5 V) and excellent control of collector off-state 
leakage (< 20 fA). 
 
Introduction 
This paper presents the first experimental results for 
strained silicon heterojunction bipolar transistors (HBTs).  
Strained silicon has been recognised as an essential technology 
booster for CMOS since the 90 nm node 1. The 
(pseudomorphic) SiGe HBT is an established device used for 
high speed electronics due to its excellent RF performance and 
compatibility with silicon-based CMOS technologies 2. The 
incorporation of a Si1-yGey base improves current gain, which 
can be traded off for higher base doping to reduce the base 
resistance, ultimately resulting in better RF power gain. HBT 
BiCMOS integration has been successfully realised in silicon 
and silicon on insulator (SOI) platforms, with the SiGe HBT 
typically exhibiting current gains (β) in the range of 250 – 
1400 3-5. The Ge alloy composition, y, is limited by material 
constraints such as critical thickness. However, using a relaxed 
Si1-xGex virtual substrate allows higher compositions of Ge in 
the base and extends the HBT design space. TCAD studies 
have predicted enhanced current gains in strained Si HBTs 
compared with pseudomorphic HBTs 6.  The generic transistor 
structure comprises a relaxed Si1-xGex collector with a 
compressively strained Si1-yGey base and a Si emitter grown on 
top.  For the strained Si HBT y > x > 0 and the emitter is 
strained Si, for the pseudomorphic HBTs y > x = 0 and for the 
control Si bipolar junction transistor (BJT) x = y = 0.    
 
Device fabrication 
The layer structure and doping levels for the devices are 
given in Table 1. Strained Si HBTs were fabricated on a 
Si0.85Ge0.15 virtual substrate having a compressive Si0.7Ge0.3 
layer for the base and capped with a strained Si layer for the 
emitter. Pseudomorphic SiGe HBTs having a Si0.85Ge0.15 base 
(so that y - x is the same as in the strained Si HBT) and Si 
control BJTs were also manufactured for comparison.  
The material for the Si BJT and both types of HBT was grown 
epitaxially on (100) Si wafers in an ASM Epsilon 2000E RP-
CVD reactor using in-situ doping. The relaxed SiGe virtual 
substrate for the strained Si HBT was grown at 850ºC using 
terrace grading with an average rate of 10%-Ge μm-1, topped 
with a 1.2 μm thick constant composition Si0.85Ge0.15 layer. For 
the strained Si and pseudomorphic SiGe HBTs, the SiGe base 
layers were grown at 650ºC, having Ge compositions of 30% 
and 15%, respectively. For the control material, the Si 
subcollector and collector were grown at 750ºC and 1080ºC, 
respectively. Finally, the growth temperature for all Si capping 
layers (i.e. the base for the Si BJT and the emitter for the Si 
BJT, SiGe HBT and strained Si HBT) was 750ºC.  
A simplified process flow illustrating the main fabrication 
stages is shown in Fig. 1. First, a mesa structure for the 
transistor was formed by etching the surrounding material 
down to the collector layer. Phosphorous collector link and 
boron extrinsic base were subsequently implanted at 1 × 1015 
cm-2 (35 keV) and 5 × 1015 cm-2 (20 keV), respectively. TEOS 
was used to isolate the structure and contact windows were 
opened at the emitter and collector for heavily doped n+ poly 
contacts (P, 5 × 1019 cm-3). An emitter drive-in step was 
subsequently carried out at 900ºC for 10 s, followed by poly 
etch and a second TEOS isolation step. The process concluded 
with the deposition of Al contacts with a TiW barrier layer.  
Fig. 2 shows the Ge composition and doping profiles for 
each epitaxial structure measured by secondary ion mass 
Figure 1. Simplified process flow: (a) starting material, (b) structure after 
mesa etch, (c) extrinsic base and collector link implants, (d) final transistor. 
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spectroscopy (SIMS) following device fabrication (emitter 
drive-in data not shown). Raman spectroscopy confirmed that 
strain in the emitter of the strained Si HBT was fully 
maintained following processing. 
 
Results 
Fig. 3 demonstrates that the maximum values of β for the 
strained Si HBTs is 3700, about an order of magnitude higher 
than the SiGe HBT (~ 334) and Si BJT (~ 135) controls. SiGe 
HBTs exhibit values of β comparable with those commonly 
reported for SiGe HBTs having similar Ge content in the base 
2-5,8. The values of β in the strained Si HBTs were found to be 
larger than those suggested by previous simulations, however, 
the relative β improvements compared with the SiGe HBT 
(βεSi/βSiGe ~ 11) and the Si BJT (βεSi/βSi ~ 27) are in good 
agreement 6. The increase in β is mostly attributed to the 
bandgap difference between the emitter and the base. The ratio 
of electron injection into the base to hole injection into the 
emitter increases with decreasing bandgap in the base, 
therefore, larger values of β are achieved with a higher Ge 
content in the SiGe base. In this case, the bandgap in the base 
is 1.17 eV for the Si BJT, 1.04 eV for the SiGe HBT and 0.98 
eV for the strained Si HBT. 
The ideality factor for the base current (IB) is 1.4, 1.2, and 
1.4 for the strained Si HBT, the SiGe HBT and the Si BJT, 
respectively, indicating that the incorporation of a SiGe base 
and virtual substrate did not increase recombination in the base 
for strained Si HBTs compared with Si BJTs. In all cases the 
ideality factor for the collector current (IC) was confirmed to be 
1. Fig. 4 shows that strained Si HBTs exhibit off-state IC 
comparable with SiGe HBT and Si BJT devices (< 20 fA). The 
breakdown voltages (VBCEO) for strained Si HBT, SiGe HBT 
and Si BJT were found to be 2.5, 2.7 and 4.5 V, respectively. 
The ability of the layer structure to simultaneously give high β 
and high VBCEO is described by the figure of merit β⋅VBCEO. 
Strained Si HBT showed higher β⋅VBCEO (9250 V) than SiGe 
HBT (900 V) and Si BJT (600 V), confirming that relaxed 
SiGe virtual substrates are a suitable platform for high 
performance HBTs.  
Fig. 5 shows the IC output characteristics for the strained Si 
HBT.  The decreasing IC with increasing collector-emitter 
voltage (VCE) is an indication of self-heating effects. Devices 
fabricated on thick SiGe virtual substrates experience self-
heating due to the low thermal conductivity of SiGe. However, 
it is possible to minimise self-heating by using thin virtual 
substrate technology 9. Fig. 6 shows a comparison of the IC 
output characteristics for the strained Si HBT, SiGe HBT and 
Si BJT. No clear evidence of self-heating effects were observed 
 
 
 
 
Figure 2. SIMS profiles for: (a) Si BJT, (b) SiGe HBT and (c) strained Si 
HBT structures following device processing. 
 
Figure 3. Current gain β vs. base-emitter voltage VBE. β is increased by 
almost one order of magnitude in the strained Si HBT. 
 
Figure 4. Gummel plots for strained Si HBT, SiGe HBT and Si BJT. 
Strained Si HBTs exhibit almost 100x larger collector current than SiGe 
HBT and Si BJTs. 
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in the Si BJTs and SiGe HBTs. The extracted Early voltage 
(VA) for the Si BJT and SiGe HBT were 6.0 V and 1.6 V, 
respectively. The reduced VA in the SiGe HBT is likely to be 
due to the physical base-collector junction being located below 
the SiGe/Si interface (Fig. 2b). As a result the neutral base 
region extends into the Si. The intrinsic carrier concentration is 
lower in Si than in SiGe, which causes a lower VA. The 
extraction of VA for the strained Si HBT was rendered 
unreliable due to self-heating; positive values of VA were 
obtained which were also IB dependent. Therefore, correct 
determination of VA in strained Si HBTs demands self-heating 
correction techniques such as ac conductance measurements 9. 
Diode characteristics measured on base-emitter and base-
collector diodes are shown in Fig. 7. The higher current levels 
in the high positive bias regime suggests a lower series 
resistance in the strained Si compared with the pseudomorphic 
SiGe and Si control devices. 
In order to optimise the doping drive-in from the poly to the 
emitter, a batch split was included, with either the 900ºC or a 
925ºC anneal for 10s. Fig. 8 compares Gummel plots for 
strained Si HBTs annealed at 900°C and 925°C. Although IC 
and IB exhibit similar characteristics at high VBE regimes, 
strained Si HBTs annealed at 925°C experience larger base 
leakage current than those annealed at 900°C. Fig. 9 shows 
cross-wafer uniformity is reasonable even for the virtual 
substrate strained Si devices. In spite of the slightly higher 
average gain observed on the strained Si HBT annealed at 
925ºC, the 900ºC split exhibited lower base leakage and better 
cross-wafer uniformity. 
 
Collector current in SiGe and strained Si HBT 
The improvement in β for strained Si and pseudomorphic 
SiGe HBTs as compared with Si BJT (Fig. 3) is mainly due to 
their larger IC. Fig. 4 demonstrates that the collector current for 
strained Si is higher than that of SiGe HBTs while the base 
currents remain approximately the same. The collector current 
density can be written as 10,11 
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where NB is the base doping, Dn is the electron diffusion in the 
base, W is the base width, niB is the intrinsic carrier 
concentration in the base, and veff is the electron effective 
saturation velocity at the base-collector interface. The value of 
Figure 5. Collector current vs. collector-emitter voltage for 900ºC-RTA 
strained Si HBTs. Thermal effects are more pronounced at high base 
currents. 
 
Figure 6. Collector current (IC) vs. collector-emitter voltage (VCE) 
characteristics for strained Si HBT, SiGe HBT, and Si BJT at IB = 3 μA. 
 
 
Figure 7. I–V characteristics for: (a) base-emitter and (b) base-collector 
diodes. 
 
Figure 8. Gummel plots for strained Si HBTs. Devices processed at 925ºC 
exhibit higher off-state base currents than those processed at 900ºC. 
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veff for electrons in Si is commonly assumed to be 107 cm/s, 
however, as Fig. 10 illustrates, the conduction band in the SiGe 
HBT exhibits a discontinuity at the base-collector interface, 
which is enhanced by the depth difference between the 
physical base-collector junction and the SiGe/Si interface. The 
conduction band discontinuity causes a potential barrier which 
electrons must overcome through thermionic-field emission 
(TFE). This barrier dramatically reduces the effective velocity 
of the carriers at the base-collector interface 10. In the presence 
of such a discontinuity in the conduction band, the saturation 
velocity can be expressed as 12 
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where A* is the electron Richardson’s constant, NCB is the 
density of states in the base conduction band, NVB is the density 
of states in the base valence band, ΔEC is the conduction band 
offset in the base-collector junction, m is a fitting parameter  
(m < 1), q is the electron charge, T is the temperature and k is 
Boltzmann’s constant. 
Since Ge increases the intrinsic carrier concentration, 
equation 1 suggests a large increase in collector current is 
expected with the incorporation of a SiGe base. Fig. 11 
compares experimental collector current values with theoretical 
collector current values, both with and without TFE. The 
collector currents calculated without considering TFE exhibit 
values much higher than the experiments. In contrast, the 
inclusion of TFE in the calculations shows good agreement 
with experimental data. The degradation of β due to this barrier 
can be minimised by grading the germanium concentration at 
the base-collector junction 13.  
 
Conclusions 
Strained Si HBTs have been demonstrated experimentally 
for the first time. They exhibit major improvements in current 
gain compared with co-processed pseudomorphic SiGe HBTs 
and Si BJTs. In addition, strained Si HBTs exhibit excellent 
control of off-state current and satisfactory VBCEO. This work 
points to the potential of integrating high mobility strained Si 
CMOS with high speed HBTs.  
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Figure 9. Cross-wafer variation in β. 
 
Figure 10. Band diagrams for SiGe and sSi HBTs. The conduction band 
discontinuity causes a barrier at the base-collector interface. 
 
Figure 11. Collector current modelling for the barrier at the base-collector 
interface. Experimental data corresponds with the theory when TFE 
emission is included. 
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